AMENDMENTS TO THE CLAIMS

The following listing of claims replaces all prior listings of claims in this application.

1. (Currently Amended) A method of allocating a trace array from a cache memory, comprising:

in a system mode, using all of said cache memory as a data cache; in a trace mode;

dividing said cache memory into a reduced-size cache memory and a trace array;

permitting storage of trace signal data into said trace array; and permitting retrieval of said trace signal data from said trace array.

- 2. (Original) A method as defined in Claim 1 wherein said reduced-size cache memory is equal in size to said trace array.
- 3. (Original) A method as defined in Claim 1 wherein said reduced-size cache memory is not equal in size to said trace array.
- 4. (Original) A method as defined in Claim 1 wherein said cache memory is 512K bytes in size.
- 5. (Original) A method as defined in Claim 1 wherein at least one of said cache memory and said reduced-size cache memory is organized in eight-way associativities.
- 6. (Original) A method as defined in Claim 1 wherein said cache memory comprises a directory array.

POU920010048UST

1

(Currently Amended) A method of allocating a trace array from a cache 7. memory, comprising:

dividing said eache memory into a reduced-size cache memory and a trace array; nermitting storage of trace signal data into said trace array; and permitting retrieval of said trace signal data from said trace array; wherein said cache memory comprises a directory array;

A-method as defined in Claim 6 wherein said directory array comprises an address field having a spare bit usable in a trace mode to represent a high order bit of a requested address.

- 8. (Original) A method as defined in Claim 1, further comprising: detecting a trace mode.
- 9. (Original) A method as defined in Claim 1 wherein said cache memory is comprised by a system-on-chip environment.
- 10. (Original) A method as defined in Claim 1 wherein the combination of said reduced-size cache memory and said trace array comprises a split cache spanning the addressable space of said cache memory.
- (Original) A method as defined in Claim 1 wherein the permitted retrieval 11. of said trace signal data from said trace array is configured as a broadside output from said trace array.
- 12. (Original) A method as defined in Claim 1 wherein the permitted retrieval of said trace signal data from said trace array is configured as a compartmentally selected output from said trace array.
- 13. (Original) A method as defined in Claim 1 wherein said reduced-size cache memory and said trace array are each associated with a separate output bus.

POU920010048US1

IB1-0028

- 14. (Original) A method as defined in Claim 1, further comprising: characterizing a self-timed interconnect using said trace array; and switching back to the original cache functionality once characterization is complete.
- 15. (Original) A method as defined in Claim 14, further comprising: at least one of multiplexing and time-sharing said self-timed interconnect signals with other signals to be stored in said trace array.
- 16. (Currently Amended) A storage medium encoded with a machine-readable computer program code for allocating a trace array from an original cache memory, said storage medium including instructions for causing a computer to implement a method comprising:

in a system mode, using all of said cache memory as a data cache; in a trace mode

dividing the cache memory into a reduced-size cache memory and a trace array;

permitting storage of trace signal data into said trace array; and permitting retrieval of said trace signal data from said trace array.

17. (Currently Amended) A computer data signal for allocating a trace array from an original cache memory, said computer data signal comprising code configured to cause a computer to implement a method comprising:

in a system mode, using all of said cache memory as a data cache; in a trace mode

dividing the cache memory into a reduced-size cache memory and a trace array;

permitting storage of trace signal data into said trace array; and permitting retrieval of said trace signal data from said trace array.

POU920010048US1



18. (Original) A cache memory comprising:

means for dividing said cache memory into a reduced-size cache memory and a trace array;

means for permitting storage of trace signal data into said trace array; and means for permitting retrieval of said trace signal data from said trace array.